

Banias: A Mobile Optimized Processor

Mooly Eden

**General Manager, Israel Design Center
Intel Corporation**

October 15th, 2002



www.intel.com/pressroom/kits/events/mpf_2002

Challenge:

How do you achieve higher mobile PC performance without increasing system power?


New Design Approach:

Maximize performance within a given power envelope

Solution:

Intel's Banias Platform Delivers Cutting Edge Performance at Low Power

Banias Platform Extends Intel Low Power Innovation Leadership



Mobility Optimized Micro-Architecture

OUTSTANDING PERFORMANCE

- New Branch Prediction Design
- New Micro-Operation Fusion Technology
- Larger Cache & Data Buffering
- Streaming SIMD Extensions 2
- Advanced Odem Chipset

EXTENDED BATTERY LIFE

- Enhanced Intel® SpeedStep® Technology
- Intel® Mobile Voltage Positioning IV (IMVP IV)
- Power-Optimized Cache
- Intelligent Power Distribution
- Power-Optimized Processor Bus

BANIAS

WIRELESS CONNECTIVITY


- Enable the platform for wireless WAN/LAN/PAN
- 802.11a/b Connectivity
- Low Avg Power Wireless
- Extensive Validation for Reliable Wireless Operation

INNOVATIVE FORM FACTORS

- Low Thermal Design Power to enable <one inch thick notebooks & Tablet PCs
- Reduced Weight & Space Savings Using Smaller Batteries
- Thin uFCPGA/BGA Mobile Packaging

Intel® Banias Processor Platform


Odem Chipset



***Platform Silicon Designed and Validated to Work Together
for High Performance at Low Power***

Intel® Banias Processor Platform

Montara-GM Chipset



Integrated Graphics with Montara-GM Designed & Validated for High Performance with Space and Power Savings

Low Power and High Performance

Challenge I:

- *Maximize performance within a given power envelope*
- *Maximize battery life*

❶ *Fix Energy (Battery life) :*

$$Energy = T_{exec} * Power \approx \frac{1}{Perf} * Power$$

- *Increasing the Performance by 10% and the Power by 10% will end up with same battery life*

Low Power and High Performance

Challenge II:

- *Performance changes often increase power*
- *Power reduction features may sometimes hurt performance*

① For a fixed power envelope

$$Power_{\max} = C_0 * V_0^2 * F_0 \approx C_0 * V_0^3 * K_f$$

$$Perf_0 = IPC * F_0$$

② The right trade off between Performance and Power

$$Perf_{\text{new}} > Perf_0$$


$$e_{\text{Power}} < (1 + e_{\text{IPC}})^3 - 1$$

$$e_{\text{Power}} < 3 * e_{\text{IPC}}$$

e_{IPC} is % Performance improvement

e_{power} is % Power increase

Banias Design Approach



*graph derived from the mathematical equations defined previous in presentation

System Power Optimization

Animation

Banias L2 Cache

Way 1

Way 2

Way 3

.

.

.

.

Way 8

Banias L2 Cache

Way 1

Banias L2 Cache

Tag 1

Tag2

Tag 3

.

.

.


.

Tag 8

Banias L2 Cache


A0-A11

Quadrant
Selector




Cache Design for Low Static Power

- Maximize the Stacking Factor
- Longer Effective Channel Length



Conventional L2:




Banias L2



*Savings estimated based on simulation data. Actual results may vary

Branch Prediction

- Significant penalty on branch misprediction
 - Performance
 - Battery life




* Qualitative representation. May vary from actual data

Today's processors typical execution time breakdown

- There are several algorithms, each optimized for a set of program flow interruptions
 - Unconditional jump, conditional jumps, loops, indirect jumps, calls & returns

Branch Prediction



- "B" - Bimodal: many entries of relatively "simple" branches
- "L" - Local: "complicated" branches but still local history
- "G" - Global: "complicated" branches and global history

***Design Team Reduced Branch
Mispredictions by >20%****

Branch Prediction

Bimodal
Predictor

Local
Predictor

Global
Predictor


Pred_P

Pred_L

G_hit

G

Power Penalty



ely "simple" branches
hes but still local history
hes and global history

d Branch

>20%*

esign process

Performance Feature Highlights

<u>Feature</u>	<u>Performance Benefit</u>
Advanced Branch Prediction	<u>> 20% fewer</u> mis-predictions *
Dedicated Stack Manager	<u>> 5% fewer</u> micro-ops *
Micro-Ops Fusion	<u>> 10% fewer</u> micro-ops *
Larger L2 Cache	Performance improvement varies based on benchmark

*Data representative of simulation used in the design process.
Quantified performance benefits may not be additive.

Banias Microprocessor Roadmap

Voltage

130 nm

90 nm

1.5

1.4

1.3

1.2

1.1

1.0

0.9

0.8

*Full Size
Thin & Light*

*Mini
Notebook*

*Sub Notebook
Tablet*

Banias - family of
products for
every mobile
form factor

1H'03

2H'03

1H'04

*Target Processor
Average Power < 1W*

Banias Microprocessor Roadmap

Voltage

130 nm

90 nm

1.5

1.4

1.3

1.2

1.1

1.0

0.9

0.8

*Full Size
Thin & Light*

*Mini
Notebook*

*Sub Notebook
Tablet*

Banias Platform
longevity - increased
mobility benefits
over time

1H'03

2H'03

1H'04

*Target Processor
Average Power < 1W*

Summary

- Balias platform delivers on all 4 vectors of mobility: performance, battery life, connectivity, form-factor
- Intel's Balias platform is designed & validated to work together
 - Balias processor
 - Odem, Montara-GM chipsets
 - Callexico wireless LAN
- Balias design approach delivers cutting-edge performance and low power for mobile PCs
- Balias family is optimized for all mobile form factors